Pll circuit


<P>PROBLEM TO BE SOLVED: To solve the problem, wherein in a conventional PLL for use in control of a pulse-width modulation type converter apparatus, phase control cannot adapt quickly to the rapid fluctuations with respect to the frequency of a system power source. <P>SOLUTION: A PLL circuit is provided with a phase comparison circuit for detecting lagging or leading the phase differences; a phase integration circuit which counts up or down at each one cycle in a lagging or leading phase, accumulates the counted values, and converts the accumulated values into an analog voltage; and a voltage-controlled oscillation circuit for controlling an output frequency according with the analog voltage. In this PLL circuit, phase integration circuit is replaced by a phase proportional integration circuit, phase difference is converted into a numerical value by each cycle detected by the phase comparison circuit; and the converted numerical value is set to a positive value for the lagging phase and a negative value for the leading phase, the converted positive numerical value or negative value is multiplied by proportional gain coefficients to obtain a proportional value, a value which is obtained by multiplying the converted value by the integral gain coefficients is accumulated to obtain an integral value, the proportional value is added to the integral value to obtain a proportional integral value, and the proportional integral value is converted into an analog voltage. <P>COPYRIGHT: (C)2005,JPO&NCIPI
【課題】パルス幅変調形インバータ装置の制御に使用する従来のPLL回路では、急激な系統電源の周波数変動に対して位相制御が速やかに対応できない問題があった。 【解決手段】遅れ又は進み位相差を検出する位相比較回路と遅れ又は進み位相のとき1周期ごとにカウントアップ又はダウンし上記カウント値を累積し累積した値をアナログ電圧に変換する位相積分回路とアナログ電圧に応じて出力周波数を制御する電圧制御発振回路とを備えたPLL回路において、位相積分回路を位相比例積分回路に置換え、位相比較回路によって検出する1周期ごとの位相差を数値変換し遅れ位相のとき正、進み位相のとき負とし、正又は負の数値変換値を比例ゲイン係数で乗算して比例値とし上記変換値を積分ゲイン係数で乗算し乗算した値を累積して積分値とし比例値と積分値とを加算して比例積分値とし比例積分値をアナログ電圧に変換することを特徴とするPLL回路である。 【選択図】図1




Download Full PDF Version (Non-Commercial Use)

Patent Citations (6)

    Publication numberPublication dateAssigneeTitle
    JP-2000068824-AMarch 03, 2000Fujitsu Ltd, 富士通株式会社Pll controller, pll control method and limiter
    JP-2002359554-ADecember 13, 2002Nec Corp, Nec Miyagi Ltd, 宮城日本電気株式会社, 日本電気株式会社Pll circuit
    JP-H01291524-ANovember 24, 1989Fujitsu LtdPll circuit
    JP-H04196715-AJuly 16, 1992Matsushita Electric Ind Co LtdPll circuit
    JP-H04307815-AOctober 30, 1992Motorola IncPhase locked loop with low-frequency jitter correction
    JP-S6460018-AMarch 07, 1989Fujitsu LtdPhase synchronizing circuit

NO-Patent Citations (0)


Cited By (5)

    Publication numberPublication dateAssigneeTitle
    CN-101877587-ANovember 03, 2010中国电力科学研究院一种新型软锁相环
    JP-2007157345-AJune 21, 2007Denki Kogyo Co Ltd, 電気興業株式会社インバータ装置およびその制御方法
    JP-2012523542-AOctober 04, 2012ルノー・エス・アー・エス自動車用冷却装置
    JP-2015096007-AMay 18, 2015東芝三菱電機産業システム株式会社, Toshiba Mitsubishi-Electric Industrial System CorpController of system synchronism phase lock loop for semiconductor power converter
    JP-4772801-B2September 14, 2011株式会社アドバンテスト発振回路、試験装置、及び電子デバイス